In The Claims:

Claims 1-16 (canceled)

- 17. (original) A multi-chip structure comprising:
- a first chip;
- a second chip;
- at least a conductive pillar on the first chip; and
- a conductive connecting material connecting said conductive pillar to said second chip.
- 18. (original) The structure of Claim 17, wherein the melting point of said conductive pillar is higher than the fusion temperature of said conductive connecting material.
- 19. (original) The structure of Claim 17, wherein said conductive pillar is formed of a material selected from a group consisting of tin, lead, copper, nickel, silver, zinc, bismuth, magnesium, antimony, indium and an alloy of at least two thereof.
- 20. (original) The structure of Claim 17, wherein said conductive connecting material is formed of a material selected from a group consisting of tin, lead, copper, nickel, silver, zinc, bismuth, magnesium, antimony, indium and an alloy of at least two thereof.

Claims 21-44. (canceled)

- 45. (original) An multi-chip structure, comprising:
- a first chip comprising:

a plurality of electronic devices;

- at least a fine-line interconnection layer over the electronic devices and electrically and physically connected with the electronic devices;
- a passivation layer over the fine-line interconnection layer having a plurality of openings;
 - a plurality of original pads in the openings of said passivation layer;
- a post-passivation metal scheme over said passivation layer, wherein said post-passivation metal scheme comprises at least a gold layer with an underlying adhesion/barrier layer, said gold layer has a thickness larger than 1 μ m, the post-passivation metal scheme comprises a plurality of wire-bonding pads, a plurality of bump pads and a plurality of redistribution lines, the wire-bonding pads and the

Application No.: 10/695,630

page 3/6 * RCVD AT 8/1/2005 8;37:38 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/25 * DNIS;2738300 * CSID:19496500809 * DURATION (mm-ss):02-06

bump pads are defined at certain locations of a surface of said gold layer, and the redistribution lines connects the bump pads or the wire-bonding pads to the original pads; and

a first conductive connecting material overlaying said bump pads;

- a second chip mounted over said first chip, wherein said second chip has a plurality of metal contacts; and
- a second conductive connecting material connecting said metal contacts and said first conductive connecting material to electrically connect said first chip and said second chip.
- 46. (original) The structure of Claim 45, wherein the first chip further comprises an under-bump-metallurgy layer between said first conductive connecting material and said bump pads
- 47. (original) The structure of Claim 46, wherein said under-bump-metallurgy layer comprises a titanium layer, a copper layer and a nickel layer, from said bump pads side up sequentially.
- 48. (original) The structure of Claim 46, wherein said under-bump-metallurgy layer comprises a titanium-tungsten-alloy layer, a copper layer and a nickel layer, from said bump pads side up sequentially.
- 49. (original) The structure of Claim 46, wherein said under-bump-metallurgy layer comprises a chromium layer, a copper layer and a nickel layer, from said bump pads side up sequentially.
- 50. (original) The structure according of Claim 45, wherein said first conductive connecting material is formed from material comprising a high lead solder, a tin-lead alloy, a tinsilver alloy, a tin-silver-copper alloy, a tin-bismuth alloy, a tin-silver-indium alloy, a tin-bismuthzinc alloy, a tin-zinc alloy, a tin-bismuth-silver-copper alloy, a tin-silver-copper-antimony alloy, a tin-antimony alloy or a tin-zinc-indium-silver alloy.
- 51. (original) The structure of Claim 45, wherein said second conductive connecting material comprises a tin-lead alloy, a tin-silver alloy, a tin-silver-copper alloy, a tin-bismuth alloy, a tin-silver-indium alloy, a tin-bismuth-zinc alloy, a tin-zinc alloy, a tin-bismuth-silvercopper alloy, a tin-silver-copper-antimony alloy, a tin-antimony alloy or a tin-zinc-indium-silver

PAGE 4/6 * RCVD AT 8/1/2005 8:37:38 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/25 * DNIS:2738300 * CSID:19496600809 * DURATION (mm-ss):02-06

alloy.

- 52. (original) The structure of Claim 45, wherein said post-passivation metal scheme further comprises at least one metal layer between said gold layer and said passivation layer, with at least one polymer layer between said gold layer and said metal layer or between the metal layers.
- 53. (original) The structure of Claim 52, wherein said polymer layer is made of polyimide, benzocyclobutene, porous dielectric material, parylene, or elastomer.
- 54. (original) The structure of Claim 45, wherein said post-passivation metal scheme is covered with a polymer layer, with the said wirebonding pads and said bump pads exposed.
- 55. (original) The structure of Claim 54, wherein said polymer layer is made of polyimide, benzocyclobutene, solder mask material, porous dielectric material, parylene, or elastomer.
- 56. (original) The structure of Claim 45, further comprising a polymer layer between said passivation layer and said post-passivation metal scheme.
- 57. (original) The structure of Claim 56, wherein said polymer layer is made of polyimide, benzocyclobutene, porous dielectric material, parylene, or elastomer.
- 58. (original) The structure of Claim 45, wherein said adhesion/barrier layer comprises a titanium-tungsten alloy, titanium, titanium-nitride or tantalum-nitride.
- 59. (original) The structure of Claim 45, wherein said first conductive connecting material is pad-shaped.
- 60. (original) The structure of Claim 59, wherein said first conductive connecting material has a height larger than 3 μ m.
- 61. (original) The structure of Claim 45, wherein said second conductive connecting material is pad-shaped.
- 62. (original) The structure of Claim 61, wherein said second conductive connecting material has a height larger than 3 μm .

Claims 63-74 (canceled)

-4-

PAGE 5/6 * RCVD AT 8/1/2005 8:37:38 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/25 * DNIS:2738300 * CSID:19496600809 * DURATION (mm-ss):02-06

Application No.: 10/695,630

¢ 6/ 6

No new matter has been added to the application by the amendments made to the claims.

Dated: 8//2005

Correspondence Address:

4 Venture, Suite 250 Irvine, CA. 92618 Tel.: (949) 660-0761

Respectfully submitted, J.C. PATENTS

Jiawei Huang

Registration No. 43,330

-5-

Application No.: 10/695,630